Reduced Instruction Set Computer [RISC]

A computer architecture whose instruction set architecture (ISA) allows it to have fewer cycles per instruction (CPI) than a complex instruction set computer (CISC).

To access this content, you must purchase a Membership - check out the different options here. If you're a member, log in.


« Back to Glossary Index