(Pronounced “risk-five”) An open-source hardware instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.
To access this content, you must purchase a Membership - check out the different options here. If you're a member, log in.
Tags: Processor Architecture
« Back to Glossary Index